
## Structure




Step 1 Start with conventional wafer (much cheaper than SOI wafer), epi SiGe with low Ge fraction (say 10%)


conventional wafer	SiGe epi layer	thin Si
		2

1


cover the gate and Si surface by thin nitride Step Z Gate patterning rollowed by As ion-implantation and



Step 3 Open trench and etch the N doped regions FIGURE 4 SiGe thin Si <u>S</u> 4



Step 5 Selective epi Si



epi recessed E&SD, we do As ion-implantation one more time Step 6 To make sure the epi Si spacer not shorting with the






FIGURE 7

low-k material or even leave them opened to improve short channel effect) (say oxide). (We also can etch the oxide on the SiGe sidewall and depsoit Step 7 Etch the N doped area and refill the void by insulator






## Step 1 Start with a bonded wafer with SOI/oxide/large-grain-p-Si/SiGe/Si-substrate


The Total O

gate with a thick oxide cap to prevent ion-implantation used for etch to go Step 2 Form trench and thin nitride spacer to protect gate oxide. Pattern into the gate. Boron implantation into the large-grain-p-Si layer only.




FIGURE

Step 3 Pattern photoresist and etch down one trench (say left trench) to the level below the Si-substrate surface




T 2015 12

Step 4 Selective etch the p-SiGe under the p-Si and remove the photoresist




1000


Step 5 Directive deposit oxide to protect SOI from being etched and selective etch the undoped p-Si under the gate. Deposit stressed film




prefer compressive and pfet tensile. Step 6 Deposit stressed-film-1. Regarding the stress in the film, for nfet




Step 7 Wet etch the stressed-film-1.




Step 8 Arsenic implantation to turn the boron doped p-Si into n-type p-Si and anneal in order to etch the p-Si away.



Step 9 Etch the n-type p-Si, deposit stressed-film-2 to fill the void and wet etch stressed-film-2. This time the stress in stressed-film-2, for nfet prefer tensile and for pfet compressive.



process to make nfet and pfet. Step 10 After direct etch the oxide, one can follow conventional



Step 1 Start with a conventional wafer, epi thin SiGe layer and then epi relaxed Si layer

relaxed crystal Si strained SiGe Si substrate		100	200	200
	Si substrate		strained SiGe	relaxed crystal Si

Tour 20

Step 2 Form trench and build a pMOSFET with all dopants are in place. Start with a conventional wafer, epi thin SiGe layer and then epi relaxed Si layer






FIGURE 21

sidewall of the relaxed Si and strained SiGe one (say left trench) stopping on Si substrate. Form a nitride spacer on the Step 4 Deposit CA liner, cover one trench and etch down another open



Market NN


Step 4 Continue etch the STI oxide of the left trench, selective etch Si under the strained SiGe layer.



For option, we can deposit thin SiGe layer here when we prepare the substrate.

In this case, we can get flat plane after wet etch Si between the two SiGe layer


to the channel. case, the strained SiGe film in the extension and SD area can apply stress Step 5 Selective etch the n-type strained SiGe under the gate. In this



For option, we can deposit thin SiGe layer here when we prepare the substrate. In this case, we can get flat plane after wet etch Si between the two SiGe layer


## Step 6 For SOI and SON device:


then deposit tensile nitride film to add additional compressive stress to the device channel. If no nitride is deposited, one get silicon-on-nothing (SON) Deposit thin oxide in order to protect the surface under the channel and



## Step 6 For bulk device:

etch the oxide at the channel bottom, but remain some oxide on the strained SiGe. after this the Si:C film is growed.) option for preventing the Si:C growing from the strained SiGe, one can do oxidation first. In this case, the oxide on advantage over methods using Si:C as substrate before SD RTA. (Another temperature process and the stress in the Si:C is maintained. This has the Si:C on the top of CA liner. In this case, the Si:C is not subject to high the SiGe is much thicker (due to oxidation on SiGe much faster) than that at the bottom of Si channel. One can wet Epi Si:C to add additional compressive stress to the channel. Direct etch





and then deposit compressive 40 nm nitrdie film (film stress ~1.5GPa). gate oxide after etch the strained Si<sub>0.75</sub>Ge<sub>0.25</sub> (~2GPa stress) under the gate Simulations of stresses in a Pfet channel (Lpoly = 60 nm): Compressive stress along the channel (Tsi = 10 nm) cut at 5nm belowe the